An integrated RF tuner, operating 
Introduction
The modern era of internet and e-business has sparked a new race for the high speed internet accessories. High speed modems are being developed to meet the demand of higher data rates. Popular but slow modems are dial up modems which can work with the POT lines with few Kbps data rate. ISDN, ADSL/DSL are faster versions of dial up modems with higher speed (larger signal bandwidth) on dedicated lines. Cable modem is the fastest among all, using the coaxial cable medium, which is used to transmit televison (cable TV network) signal, can work in Mbps (30Mbps) rates.
The design of a cable modem is challenging as it demands integration of high performance analog with digital. RF tuner provides the interface between cable and digital core for downstream data path. The completely integrated RF tuner, is designed keeping in mind the system integration of cable modem.
We have implemented a super hetrodyne RF tuner ( Fig.  1) . We have realized a multi core VCO to meet the bandwidth specification (40MHz -900MHz) of cable transmission, with low phase noise, along with integrated IF filters and low noise amplifier. This provides a monolithic tuner in TSMC 0.35µ CMOS technology. In this paper, section II discusses the implemented architecture. Section III describes the different individual modules and their implementations. We discuss the layout and complete system evaluation in section IV and conclusion as section V. 
Architecture
The RF tuner is basically a frequency translator, which transforms the wide input frequency band of 40MHz -900MHz to a specific frequency, either 36MHz or 44MHz (depending on the standard, European or American) having a channel bandwidth of 6MHz.
Direct conversion (single step conversion) is the most preferable design for monolithic solution, except DC offset problem, which needs calibration circuits. Double conversion (heterodyne conversion) is the best for performance parameters like sensitivity and selectivity but this has image problem and requires high Q components [1] . To achieve complete image rejection and to eliminate the need for a high Q image rejection filter, we introduced an image rejection architecture. We actually implemented a Triple conversion to have better integration, which is described in the next section.
Frequency plan
In the first stage of frequency translation, the input is upconverted to the first IF of 1.2GHz and then it's again up converted to 2GHz I and Q channel. The final down conversion takes place to third IF either 36MHz or 44MHz. This 
RF tuner design approach
This section discusses about the design approach for different block used in the RF tuner. The basic blocks are wideband low noise amplifier(LNA), mixer, multi core VCO, quadrature VCO, bandpass filter and baseband filter.
Wide-band LNA
The input frequency band to the tuner is about 1GHz. Therefore the first stage needs to have a flat response over this wide spectrum and, noise figure should be minimum. The wide-band LNA (Fig. 2) is a common gate amplifier [2] , which gives a good impedance match and also low noise figure. Input RF signal is ac coupled to the input of transistor M2 and C1 helps to limit the degradation of noise figure at low frequencies due to R1. C2 works as decoupling cap for the gate of M1. Fig. 2 shows the schematic of the wideband LNA. This LNA is designed to match a 50Ω input impedance assuming the cable impedance is 50Ω. Generally the cable impedance is 75Ω which can be achieved easily using this architecture. Simulation results of the wideband LNA are shown in Fig. 3 . The performance summary of the LNA is given in Table. 1 
Mixer
Gilbert Cell mixer [3] is chosen for better performance(conversion gain, linearity, reverse isolation) com- (Table. 2). 
Multi core VCO
In the first up conversion stage, the VCO needs to have a wide tuning range(≈ 1GHz) to support all the channel selection. A tuning range of 1GHz is difficult to obtain with a good phase noise using a single LC oscillator. Hence a multi-core VCO approach is taken to achieve the wide tuning range. Multi core VCO can be designed by either switching between different capacitance array or by switching between inductors. Though any switching introduces phase noise, power consumption in this approach is less. The other approach is to have different VCOs working in different frequency band with small tuning ranges. This is more power consuming but each VCO can be optimized for performance. The designed VCO has 5 cores, each have a tuning range of 200 MHz. Fig. 5 shows a single VCO core. Each core is optimized for good phase noise [5] . Phase noise performance of a VCO core is given in Table. 3. 
IF bandpass amplifier design
The up-conversion of the input RF signal introduces inter-modulation products due to the non-linearity of the mixer and the phase noise of VCO. To eliminate these undesired signals IF filters are added. These filters also help in image rejection. The center frequency of the two band pass filters (Fig. 1) , after the first and second up conversion, are 1.2GHz and 2GHz. The bandpass filter [6] used in the design is a frequency selective amplifier (Fig. 6) . The first stage of the filter is a single stage cascoded tuned amplifier (Fig. 6) . The Q of the on-chip lossy tank circuit is enhanced by using a negative transconductance, generated by M3, M4 and M5 [6] . The center frequency tuning circuit is designed using the miller-capacitance effect. The voltage amplification by M6 and M7, is a resistive load commonsource stage followed by a source follower. The gain of this amplifier can be varied by V F . The output of the cascoded amplifier is buffered to drive the mixer load.
The performance summary for 1.2GHz and 2GHz bandpass filter are given in Table. 4. 
Quadrature VCO
A quadrature VCO is essential for image reject architecture. Fig. 7 shows the cross coupled quadrature VCO [7] . The VCO is locked to a specific frequency when the oscillations have quadrature relations at the output of individual VCOs (Fig. 7) . The first quadrature VCO working at 3.2GHz to convert the input signal into I and Q channel. The next VCOs work at 2.036GHz frequency. If the two channels are properly balanced then the image at the input of the tuner will be rejected completely.
Frequency response of 3.2GHz quadrature VCO is shown in Fig. 8 . Frequency response of 2.036GHz quadrature VCO is shown in Fig. 9 . 
Image-reject mixers
As the on-chip filter is unable to provide higher rejection for the image band due to low Q, the image reject architecture (Fig. 1) is implemented. The mixer for the final down conversion to 36MHz/44MHz is shown in Fig. 10 . The designed mixer adds the signal in the current domain to implement the image rejection architecture.
Baseband filter
The baseband filter [8] used in this tuner is a g m -C filter, which doesn't have a good linearity but can be easily implemented in a digital CMOS process, as only grounded capacitors (NWELL caps) can be used. Hence it gives area advantage over the Opamp based R-C filters. Fig. 11 shows a g m -C cell composed of two cross-coupled folded differential PMOS pairs as an input stage. The output is a cascode stage that gives a large dc gain. This configuration introduces internal nodes that limit the operating frequency. This cell is controlled by a unique reference current that rules the transconductance value.
The quadratic sections is made by cascading so that all parameters could be made easily tunable. The quadratic section (Fig. 12) is composed of four identical g m cells. The center frequency and bandwidth can be modified by changing the g m1 , g m2 , g m3 , g m4 's as expressed in Equation (1).
(1) Fig. 12 shows the simple quadratic stage of the baseband filter. The filter performance is listed in Table. 4. The filter can be used for IF of 36 MHz or 44 MHz, using the same architecture, with a programmable current controller for the g m stages. Fig. 13 shows the complete RF tuner. The simulations have been performed using spectre for 0.35 µm TSMC models. The circuits described above are optimized for power. The total power consumption of our system is 680 mW. As the RF tuner works for a frequency band of 6MHz, so it wouldn't be proper to do simulation with a single tone. The simulations has been done assuming an amplitude modulated signal.
Results
• AM modulation test
Input is a 600 MHz amplitude modulated signal with modulation index of 0.7 and modulating signal of 3MHz, as the test signal. The output waveform is a 36 MHz amplitude modulated wave with a modulation index of 0.7. The spectrum of the signal at different points of the tuner have been shown in Fig. 14 to 18 .
• Two tone test Input signals are two tones of frequencies 600 MHz 
Conclusions
An integrated RF tuner for DOCSIS standard, using 0.35µm TSMC technology is presented. The unique approach to design the complex analog system, containing RF and base band has been provided in a digital CMOS process for future SOC integration. The effect of low Q passive components is enhanced by using circuit design technique, which will enable to use low cost, moderate performance passives for highly sensitive signal processing. The design approach is very modular and is also easily portable to any technology, as it doesn't assume any performance criteria from the specific technology. Triple conversion architecture is used, to enable the channel select VCO design to be simpler. A charge pump based PLL [10] [11] is designed using the wide tuning range VCO for channel selection. The multiple conversion decouples the problems of designing quadrature VCO with a very wide tuning range. We believe this will enable the design RF tuner without external SAW filters and high quality expensive passive components.
